We show theoretically that networks of membrane memcapacitive systems -capacitors with memory made out of membrane materials -can be used to perform a complete set of logic gates in a massively parallel way by simply changing the external input amplitudes, but not the topology of the network. This electronic polymorphism is an important characteristic of memcomputing (computing with memories) that closely reproduces one of the main features of the brain. A practical realization of these membrane memcapacitive systems, using, e.g., graphene or other 2D flexible materials, would be a step forward towards a solid-state realization of memcomputing with passive devices.
Introduction
Memcomputing, namely computing with and in memory, is a novel non-Turing paradigm of computation that employs memory elements to process and store information at the same physical location. 1, 2 Even though this paradigm could be realized with standard complementary metal-oxidesemiconductor (CMOS) technology, 3 its main premises rest on the use of passive circuit elements with memory (memelements), namely, memristive, 4 memcapacitive and meminductive systems. 5 These memelements can indeed find numerous applications in electronics, including bio-inspired circuits, 6,7 neuromorphic circuits [8] [9] [10] and various unconventional computing architectures 1, 3, 11, 12 -just to name a few.
Memcomputing can be employed in both analog and digital mode 1,2 also combined with standard CMOS technology. 9, 13 The first mode of operation is ideal for the solution of optimization problems, otherwise difficult to solve using standard digital machines, 2, 12, 14 as well as for analog computing. 15 Moreover, memristive 3, 16 and memcapacitive 17 neural networks can also be considered as an analog realization of memcomputing. The second -digital -mode combines the strengths of memcomputing (most notably its intrinsic massive parallelism) with standard digital logic functionality. The possibility of performing logic operations directly in memory with memelements 1, 2, 11, 18, 19 could also solve the long-standing von Neumann bottleneck problem 20 of modern computer architectures.
In previous work we have suggested the use of solid-state memcapacitive systems with diverging and negative capacitance to perform logic operations within an architecture inspired by the dynamic random access memory one. We called this architecture a dynamic computing random access memory (DCRAM). 2 Since memcapacitive systems can store energy in addition to information, they are ideal components to perform computation with little energy, 21 thus offering a solution to another pressing problem in modern computers: the ever-increasing energy consumption of our digital machines. 22 It is worth noting, however, that although this type of memcapacitive systems can be used in digital mode, they are intrinsically analog elements. Memcapacitive systems that are fundamentally digital would thus be a better fit for this type of application.
In this paper we employ the class of membrane memcapacitive systems 23 in the area of binary computing. Membrane memcapacitive systems (see a schematic in Fig. 1(a) ) fit ideally in this context since stressed membranes have only two stable states. The energy barrier between these two states plays the role of an intrinsic threshold that automatically assigns a binary value to any intermediate finale state of the system. The combination of many of these membrane memcapacitive elements in an architecture like the DCRAM we have previously analyzed 21 would then represent an alternative way of implementing memcomputing in the solid state with passive devices. It is important to notice that such systems can be realized using graphene membranes [24] [25] [26] or any other molecular system as the flexible plate, and therefore our predictions are within reach of experimental verification.
There are several potential advantages of logic circuits based on membrane memcapacitive systems compared to traditional logic architectures. As mentioned above, the information processing and storage occur on the same physical platform. This feature reduces the amount of information transfer inside the computing system, bypassing altogether the data transfer between the memory and the central processing unit (CPU) where information is traditionally processed. In addition, it allows performing logic operations in memory in a massively-parallel and polymorphic way. 21 This latter feature means that the implementation of different logic functions is not based on any specific pre-wired structure. Rather, the type of logic operation is selected only by the control signal amplitudes. As such, memcapacitive logic circuits require much smaller number of individual components as well as offer a versatility inexistent in traditional logic circuits, even those employing memristive components. 11 -y 0 y 0 0 (logical state '0') (logical state '1') Figure 1 : Schematics of membrane memcapacitive system and double well potential describing two equilibrium positions of the membrane at zero voltage.
Membrane memcapacitive system
By definition, 5 a voltage-controlled memcapacitive system is given by the equations
where q(t) is the charge on the capacitor at time t, V C (t) is the applied voltage, C is the memcapacitance, x is a set of n state variables describing the internal state of the system, and f is a continuous n-dimensional vector function. It is important that the memcapacitance C depends on the state of the system and can vary in time. Some theoretical and experimental studies of memcapacitive effects can be found in the literature 23, [27] [28] [29] [30] [31] (for a recent review, see Ref. 32 ).
In the membrane memcapacitive system, 23 the mechanism of memory capacitance is geometrical. 32 In this structure, the capacitor is formed by a strained membrane (upper plate) and a flat fixed lower plate as shown in Fig. 1 . Two equilibrium states of flexible membrane (up-bent and down-bent) are suitable for non-volatile storage of bits of information. When the membrane is in a position closer to the bottom plate, the capacitance of the device is higher -we call this configuration '1'. When the membrane is bent up, the system has lower capacitance denoted by '0'.
A mathematical model of the membrane memcapacitive system formulated in Ref. 23 is based on a double-well potential ( Fig. 1 ). This model describes the bistable membrane device as a second-order voltage-controlled memcapacitive system 5 in terms of the following equations:
where 1), (2)), respectively.
In order to perform logic functions, the circuit architecture should support single device READ/ WRITE operations as well as computing -the collective dynamics of coupled devices. This paper focuses on the computing functionality. Single device operations were considered in previous work. 23 The READ process involves a capacitance measurement, which is a trivial task and can be performed by any suitable technique. 33 Here, we just briefly review the more involved WRITE process. We note that in the presence of an applied voltage, the capacitor plates experience an attractive force toward each other. Correspondingly, the double well potential from Fig. 1 becomes asymmetric -its right minimum moves up while the left one moves down. At a certain voltage magnitude, the right minimum disappears Figure 2 : Circuit considered in this work. Here, memcapacitive systems C 1 and C 2 hold input values, while C 3 the output one. Two voltage sources are used to subject the input memcapacitive systems C 1 and C 2 to pulse sequences V 1 (t) and V 2 (t).
and the system, regardless of its initial state, ends up in the left minimum. This is the basis to set the system to '1'. In order to set the system to '0', a higher voltage is needed. When such voltage is applied and then removed, an accumulated elastic energy becomes sufficiently strong enough to overcome the potential barrier and set the system to '0' (see Ref. 23 for more details).
Logic gate
We consider first logic operations with the circuit shown in Fig. 2 . This circuit involves three memcapacitive systems and two voltage sources and can be considered as a sub-part of a larger circuit, effectively decoupled from this larger circuit with appropriate switches. Such a larger circuit could be, for example, similar to the DCRAM architecture we have previously introduced. 21 In fact, like in our previous work 21 with solid-state memcapacitive systems, 28 we expect more cells will provide a larger set of logic gates at different voltages.
For the sake of simplicity, we do not show any initialization and measurement setup in Fig. 2 since only the computing stage is of interest. All results reported in this paper were obtained utilizing completely overlapping single square pulses V 1 (t) and V 2 (t), as shown in the top panel of The circuit dynamics is found using Kirchhoff's circuit laws together with Eqs. (3)-(5) defining the response and dynamics of memcapacitive devices. In particular, one can find that at each moment of time the voltages across the three memcapacitive systems are given by
where the voltages are defined with respect to the terminal denoted by the thick line in the memcapacitive system symbol in Fig. 2 . These instantaneous values of voltages influence the dynamics of the internal state variables through Eq. 5. In what follows, it is assumed that the input values are stored in C 1 and C 2 , while C 3 is reserved for the output value. However, for certain regions of pulse parameters, the final states of C 1 and C 2 are different from the input ones. Therefore, these two memcapacitive systems could also be used to store the computing result in some cases and thus few different logic operations could be realized in a single shot (see also Sec. "Reduced circuit").
Material implication
We are now ready to show that these membrane memcapacitive systems are able to perform logic operations. To do this we focus on the logic material implication previously demonstrated with memory resistive devices. 11 Material implication is a very important logic function because it can be used to synthesize the negation (with the help of a false operation), which, together with implication, allows for a functionally complete set of logic gates.
In order to demonstrate the material implication, let us consider the circuit dynamics at specific amplitudes of voltage pulses β 1 (τ) and β 2 (τ), namely, β 1 = 1 and β 2 = 4. Fig. 3 shows the dynamics of the internal states of memcapacitive systems (the position of the flexible plate) for four possible initial states of C 1 and C 2 . It is assumed that C 3 is in '0' state at τ = 0. Clearly, C 3 remains in '0' only at the (1,0) input combination and its final state is '1' for all other input combinations. This is the material implication. We also note that the final state of C 2 is always '1'. Fig. 2 circuit configuration) at different initial conditions. The voltage pulses are demonstrated in the top plot. The initial state of C 3 is always '0'. These plots were obtained using the parameter values Γ = 0.7 and y 0 = 0.2. Table 1 : Codes of certain logic operations calculated according to Eq. (??). These codes are defined with respect to different pairs of input values (C 1 ,C 2 ). For example, NOT C 1 is the logical negation on C 1 , copy C 2 is the copy of the input state of C 2 into the final state of a given system, IMP 1 is the material implication C 1 →C 2 , etc. More details are given in the text. set to 0 0 AND 8 IMP 2 13 NOT C 1 3 copy C 2 10 OR 14
NOT C 2 5 IMP 1 11 set to 1 15
NAND 7 copy C 1 12
The state of C 1 remains unchanged during the circuit dynamics operation.
Map of logic operations
In order to better understand which logic operations can be implemented with the memcapacitive logic circuit from Fig. 2 , we prescribe a numerical value to operation results as follows. Taking w i = 1, 2, 4, 8 as weights for the input combinations (0,0), (0,1), (1,0) and (1,1) , a numerical code is calculated as a weighted sum of the final state of a particular memcapacitive system, namely,
where b f i j is the final state (0 or 1) of the device of interest j (C 1 , C 2 or C 3 ) for i-th input combination (0,0), (0,1), (1,0) or (1,1) that correspond to i = 1, 2, 3, 4. For example, for the material implication function shown in Fig. 3 , the code for the final state of C 3 is 1·1+2·1+4·0+8·1 = 11.
Therefore, 11 is the code for material implication C 1 →C 2 . Similarly, one can find that the material implication C 2 →C 1 corresponds to the code value 13. Table 1 summarizes the codes for the most important operations implemented with membrane memcapacitive logic. Fig. 4 is the main result of this work. It identifies the regions of voltage pulse amplitudes β 1 and β 2 realizing specific logic functions as the final state of C 3 . Each point of this plot is calculated similarly to Sec. "Material implication" calculation assuming that C 3 is in 0 at t = 0. As expected, at smaller values of β 1 or β 2 and any input combination, the final state of C 3 is 0. Material implication, OR, NAND and some other functions are found at higher values of the applied pulses as shown in Fig. 4 . This calculation demonstrates that the same memcapacitive circuit is capable of realizing different logic functions on demand without any changes in the circuit configuration.
The circuit thus performs a polymorphic computing in the sense discussed in Ref. 21 The final states of C 1 and C 2 are shown in Fig. 5 . Although there are large regions where C 1 and C 2 stay unchanged, one can identify regions of amplitudes implementing the material implication (codes 11 and 13), 'set to 1' (code 15) and some other functions. Therefore, a logic function and Figure 4 : Logic operation code as a function of pulse amplitudes β 1 and β 2 for the output memcapacitive system C 3 . Each point of this plot was obtained with a calculation similar to that shown in Fig. 3 . Interpretation of the code is given in Table 1 . This plot was obtained using the pulse width T = 20, Γ = 0.7, y 0 = 0.2. initialization or two different logic functions can be performed in a single step (intrinsic massive parallelism 1,2 ) thus further increasing the efficiency of calculations.
We also note that there are regions in the input-voltage parameter phase space that show nontrivial features such as those two irregularities observed at approximately (β 1 = 1.5, β 2 = 3.5) and (β 1 = 3.5, β 2 = 1.5) in Fig. 4 . Figure 6 shows the feature magnification revealing additional fine structures (straight lines) in those regions. These features originate from the complex dynamics of memcapacitive systems. Indeed, in a previous work of one of us 23 the possibility of chaotic dynamics of the membrane memcapacitive system was reported. We emphasize that such irregularities are observed only in limited intervals of voltage amplitudes, and therefore can be easily avoided in practical realizations of membrane memcapacitive systems.
Reduced circuit
The results presented in Fig. 5 demonstrate that the same memcapacitive device could store both input and output logic values. In order to better understand this capability we consider a reduced circuit consisting of two memcapacitive systems as sketched in Fig. 7(a) . We have performed sim- Figure 5 : Logic operation code as a function of pulse amplitudes β 1 and β 2 for the input memcapacitive systems C 1 , (a), and C 2 , (b). The data for these plots and Fig. 4 were obtained within the same calculations.
ulations of the circuit dynamics subjected to the same couple of pulses and simulation parameters as we have discussed above.
The results of these simulations presented in Fig. 7(b) demonstrate that even such a simple circuit is capable of implementing the OR gate in a significant interval of parameters. Clearly, the OR gate is not sufficient for universal computation but the circuit from Fig. 7 (a) could be of interest for a robust realization of OR. We emphasize that a further improvement of membrane memcapacitive logic is possible. For example, a larger set of logic operations with two memcapacitive devices could possibly be obtained adding a capacitor to the circuit in Fig. 7(a) . A pulse engineering is an additional opportunity that could lead to improved functionality.
Conclusions
We have shown that memcomputing-computing with and in memory-1 can be implemented with membrane memcapacitive systems. This shows that this quite different type of memcapacitive system (compared to the solid-state memcapacitive systems previously studied 21 ) is also suitable for massively parallel and polymorphic computing operations directly in memory, thus offering Fig. 4 showing non-trivial fine structures. a different realization of the memcomputing concept. Experimentally, our predictions could be verified with membrane memcapacitive systems employing, e.g., a stressed graphene membrane (excellent candidate to build capacitors 24, 25 ) or a molecular system as the flexible plate. Graphene membranes, for instance, have been recently demonstrated experimentally as systems for quantum information. 26 Here, instead we suggest their use as semi-classical two-level systems. We thus hope our predictions will motivate further experimental and theoretical work in this direction. 
